

11050 U.S. PTO
10/026257
2/21/01
5C1024

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10026257	12/21/2001	438		2812	
**APPLICANTS: Huang Robert; Jessen Scott; Karthikeyan Subramanian; Li Joshua; Oladeji Isaiah; Steiner Kurt; Taylor Joseph;					
**CONTINUING DATA VERIFIED:					
** FOREIGN APPLICATIONS VERIFIED:					
PG-PUB DO NOT PUBLISH <input type="checkbox"/> RESCIND <input type="checkbox"/>					
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no				ATTORNEY DOCKET NO	
35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no				Huang 3-8-3-2-25-5/7590	
Verified and Acknowledged Examiners's initials					
TITLE : Mask layer and dual damascene interconnect structure in a semiconductor device					
U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L (Rev. 12-94)					

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for O.G.
Assistant Examiner		DRAWING	
ISSUE FEE		Sheets Drwg.	Figs. Drwg.
Amount Due	Date Paid	Print Fig.	
Primary Examiner		Application Examiner	
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)